23.4 A 975-to-1960MHz Fast-Locking Fractional-*N* Synthesizer with Adaptive Bandwidth Control and 4/4.5 Prescaler for Digital TV Tuners

Lei Lu^{1,2}, Zhichao Gong^{1,2}, Youchun Liao², Hao Min¹, Zhangwen Tang¹

¹Fudan University, Shanghai, China ²Ratio Microelectronics, Shanghai, China

There is a high demand for high-performance tuners to meet the digital video broadcasting-terrestrial (DVB-T) standard. Often the DVB-T tuners employ a double-conversion zero-IF (DZIF) architecture that demands a wideband fractional-*N* synthesizer as the first local oscillator (LO₁) to cover the frequency range of 975 to 1960MHz. This LO₁ needs to meet a stringent phase-noise requirement with an adequate target phase noise of -87dBc/Hz at a 10kHz offset and integrated rms phase error less than 1° [1]. Because of the very wide frequency range, the variation of loop bandwidth may affect the phase-noise performance and loop stability.

This paper presents a wideband fractional-*N* synthesizer whose loop bandwidth is controlled adaptively. A fast automatic frequency-control (AFC) technique which selects the subband of the VCO is proposed to reduce the residual fractional error to 1/16 of the reference frequency $f_{\rm ref}$. A new 4/4.5 prescaler is adopted to lower the quantization noise by reducing the quantization step size to 0.5.

Figure 23.4.1 shows the block diagram of the wideband fractional-N synthesizer and a simplified *LC*-tank of the wideband VCO. Charge pump (CP) and VCO are both differentially configured to suppress common-mode noise from control lines, substrate and power supply. The loop filter (LPF) is fully integrated in differential mode to save the die area. The loop bandwidth of the fourth-order synthesizer can be expressed as

Loop bandwidth =
$$\frac{I_{cp}K_{vco}f_{ref}}{2\pi f_{vco}} \frac{R_i C_1}{C_1 + C_2 + C_3}$$
(1)

where $l_{\rm cp}$ is the CP current, $K_{\rm vco}$ is the VCO tuning gain, $f_{\rm vco}$ is the output frequency, R_1 , C_1 , C_2 , and C_3 are parameters of LPF. Two factors affect the loop bandwidth. Firstly, the VCO gain $K_{\rm vco}$ may change greatly in the conventional *LC*-tank which employs binary-weighted switched capacitors and unchanged varactors. In this design, the wideband VCO has a low tuning gain by dividing the tuning range into 256 subbands. To maintain both $K_{\rm vco}$ and band steps between center frequencies of two adjacent subbands, switched capacitors and switched varactors are both adjusted simultaneously with different values of units, where α_1 to α_{255} and β_1 to β_{255} are programmed coefficients and thermometer coding is used here [2]. Secondly, 4 MSBs of the AFC output are used to set the CP current $I_{\rm cp}$ adaptively, thus making $I_{\rm cp}$ match the selected subband of VCO and proportional to the output frequency $f_{\rm vco}$. Therefore, without changing LPF parameters, the loop bandwidth is adaptively controlled by maintaining $K_{\rm vco}$ and making $I_{\rm cp}$ match $f_{\rm vco}$ across the whole wide frequency range.

To control the wideband multi-band VCO, the AFC technique is used to select the subband of VCO whose center frequency is closest to the target frequency automatically. Conventional AFC compares feedback signal f_{div} with reference signal f_{ref} , and shifts the subband of VCO according to the binary-search algorithm [3]. However, AFC operates when the PLL is open, then f_{div} only comes from the signal divided by the integer modulus *N* of the division ratio *N.F*, which ignores the fractional modulus *.F*, thereby causing the residual fractional error to amount to as high as $1 \cdot f_{ref}$. Figure 23.4.2 shows the proposed division-ratio-based AFC that can reduce the fractional error effectively. During the period T_{cntr} , the VCO clock f_{vco} is counted to N_{cntr} . At the same time, the target frequency relates with N_{dec} , and N_{dec} is obtained from the product of *p* multiples of *N.F.*_{dec}, which includes the integer modulus and 4 MSBs of fractional modulus of the desired division ratio *N.F.* Then the subband of VCO is shifted up or down according to the value of the difference ε between N_{cntr} and N_{dec} . The frequency counting error is $1/T_{cntr}$, so the unit comparison time T_{cntr} should be long enough to reduce the frequency counting error. In addition, the decoded modulus N_{dec} should be an integer, hence p can be selected as an integer power of two, where p=16 is chosen in this design. The remaining undecoding modulus induces the residual fractional error, which results in a maximum of $2^{4} \cdot f_{ref}$. Due to the high-speed property for counting VCO clock directly, cascaded asynchronous divide-by-2 counters with a multiplexer is used. The multiplexer outputs f_{vco} during T_{cntr} when *hold* is low, and N_{cntr} is read after the last counter finishes. To save the power, the first three counters are realized in TSPC logic and remaining counters employ digital circuits.

Figure 23.4.3 shows the schematic of the feedback divider which includes a new 4/4.5 prescaler and a double-edge-triggered retiming circuit. This prescaler consists of 4 DFFs, 2 MUXs and 2 D-latchs, and the remaining 4 AND gates can be embedded into the DFF and the D-latch to increase the maximal working frequency. DFF1 and DFF2 are triggered at the falling edge and DFF3 and DFF4 are triggered at the rising edge. The multiplexer MUX5 chooses Q2 or Q4 to output every half clock period in turn. Two latches (Dlatch6 and Dlatch7) and one multiplexer (MUX8) form a double-edge-triggered flip-flop (DTFF) [4]. When the control signal mod is high, the DTFF is enabled, and the prescaler works in divide-by-4.5 mode. Q8 lags half a period behind Q5 and DFF1-4 and MUX5 swallow half extra period of input signal f_{vco} due to the delay of Q8. To match the double-edge-triggered property of the prescaler and eliminate the accumulated jitter in the feedback divider, another DTFF is used to retime the feedback signal triggered by the high-speed VCO clock. The power spectral density (PSD) of PLL phase noise contributed by the DSM is proportional to the PSD of quantization noise, which is determined by the quantization step. By using the 4/4.5 prescaler, the quantization step size is reduced to 0.5, so a 6dB improvement of phase noise contributed from the DSM can be achieved.

The wideband fractional-*N* synthesizer is fabricated in a 0.18µm CMOS process with a total power consumption of 25mW from a 1.8V supply. The die area is 1.58mm², including LPF and PADs. Figure 23.4.4 shows the measured 3dB closed-loop bandwidth and integrated rms phase error from 100Hz to 40MHz across the 1GHz tuning range. When adaptive l_{cp} control is enabled, the closed-loop has an average 3dB bandwidth of 92.5kHz with the variation less than 10.3%. While adaptive l_{cp} control is disabled, the bandwidth variation is about 70.4%. In calibration-enable mode, the rms phase error is from 0.6° to 1.05°.

Figure 23.4.5 shows the typical measured phase noise in fractional-*N* mode. The phase noise is -95dBc/Hz at a 3kHz offset and -126.5dBc/Hz at a 1MHz offset. Figure 23.4.6 shows that the synthesizer has a total locking time of 20µs with only 6.4µs for AFC, while the conventional AFC counting the signal divided by 8 from VCO consumes 42.4µs. The die micrograph and performance summary are shown in Figure 23.4.7.

Acknowledgements:

The work was partly supported by the National 863 Program of China Grant No. 2007AA01Z282 and the National Science Funding of China Grant No. 60876019. The authors would like to thank Lee Yang at SMIC for chip fabrication.

References:

[1] D. Saias, F. Montaudon, E. Andre, et al., "A 0.12µm CMOS DVB-T Tuner," *ISSCC Dig. Tech. Papers*, pp. 430-431, Feb., 2005.

[2] L. Lu, L. Yuan, H. Min, and Z. Tang, "A Fully Integrated 1.175-to-2GHz Frequency Synthesizer with Constant Bandwidth for DVB-T Applications," *IEEE Radio Frequency Integrated Circuits Symp.*, pp. 303-306, Jun., 2008.

[3] M. Marutani, H. Anbutsu, M. Kondo, et al., "An 18mW 90 to 770MHz Synthesizer with Agile Auto-Tuning for Digital TV-Tuners," *ISSCC Dig. Tech. Papers*, pp. 192-193, Feb., 2006.

[4] Y.-C. Yang, S.-A. Yu, T. Tang, and S.-S. Lu, "A Quantization Noise Suppression Technique for $\Delta\Sigma$ Fractional-*N* Frequency Synthesizers," *IEEE J. Solid-State Circuits*, vol. 41, no. 11, pp. 2500-2511, Nov., 2006.









Figure 23.4.6: Comparison of the measured total locking time, including AFC and PLL phases, between the presented and conventional architectures.

Loop Bandwidth (kHz)

ISSCC 2009 PAPER CONTINUATIONS





